Statistical process fluctuations influence upon device and circuit performance of VLSI with device miniaturization. Thus, robust process, device and circuit designs are needed. This article describes the statistical analysis of MOSFET and intercom& using Technology CAD (TCAD).
Introduction

PI.
The dependence of the parametric yield of VLSI on statistical process fluctuations such as a critical dimension (CD) and an ion implantation, has been incxawi. The statistical simulation is needed for robust designs of process, device and circuit [I] . Fig. 1 shows a schematic explanation of the relation between the process fluctuation and circuit performance [2] . The process fluctuation is related to device performance through a process-to-device response surface. The device performance is related to circuit performance through a device-to-circuit response surface. Procesddevice simulators can be used for representing the process-todevice response surface. Also, a circuit simulator is used for the device-to-circuit response surfice.
This article presents TCAD based statistical analysis for the variability of device and interconnect, as shown in Fig. 2 . The circuit delay thbY is approximated as 2.3 %C + RC where &is the MOSFET resistance [3] . In the case of short interconnect length L, &C dominates t&hy. On the other hand, the interconnect RC delay dominates &I, for long L. In Section 2, the worst case circuit model for MOSFET and problems for the statistical simulation are described. The interconnect variability is treated in Section 3. Fig. 3 Unrealistic worst-case corners [4] . 3 shows a scatter plot of the n-ch and p-ch saturation drain current, Ida and Idp [4] . A circuit designer has used min-max worst-case comer models. In this example, however, there was a strong correlation between b, and J+, whose correlation coef£icient was 0.71. Thus, the upper-left and lower-right comers were unrealistic worst-case comers.
Fig. 4 shows a schematic explanation for the statistical analysis and generation of worst-case BSIM3v3 models [S]. Before Monte Carlo (MC) runs, process conditions for a simulation were assigned separately to each process step using random numbers with assuming process fluctuations of the normal distribution. The number of MC runs is related to the accuracy [6].
MC runs resulted in 97 sets of BSIM3v3 parameters. At each run, a set of 144 (= 72 x 2) model parameters for n-ch and pch MOSFET's was extracted. Hence, 97 points which corresponded to .the extracted parameter sets, were placed in a 144-dimensional space; a BSIM3v3 space. Independent factors were selected using the principal component analysis (PCA) [7] . Then, tracking stimuli were selected fiom the process variables, which had strong correlation to the factors. Finally, the response surface model (RSM), hence the worst-case models were generated as combinations of the tracking stimuli using the values of o for the process variables. It is noted that the conventional method gives the worst-case models in the sense of the comers of the process fluctuations, so that they do not always correspond to those for the circuit performance, as shown in Fig. 1 . -4, circuit simulations are required even using the design-of-experiments (DOE) of resolution V. For a large circuit, a reduction of m is important to decrease the circuit simulation time. is because LDD spacer is related to both the souraddrain sheet resistance and the overlap capacitance. There was a tradeoff between the two, so that factor 3 had small influence on tpd. Factors 1, 2, and 8 were selected for reducing m. In general, the factor with high coverage of the BSIM3v3 space does not always correspond to the high sensitivity to the circuit performance. Fig. 6 shows the p-ch ID-VD characteristics of the nominal and 23 worst-case models using factors 1,2, and 8, based on * 3 0 process fluctuations. Factor 1 (CD) had large influence on both 4 and Idp. Factor 2 (p-ch As I/I dose) had largest influence on IQ due to the buried-channel structure of p-ch MOSFET's (L = 0.3 pm).
Tasks for statistical simulation
The following list describes problems for realizing the statistical simulation. The problem (4) is treated in this article. The meshing noise is very crucial problem for the sensitivity and statistical analysis. Fig. 7 shows the threshold voltage V* as a function of the channel length L [9] . There were discontinuities in Vth. This is so-called meshing noise. The meshing noise is due to the change in the potential barrier between the source and channel, which is induced by the abrupt change in mesh points along the lateral direction. The default mesh was automatically generated. Hence, the abrupt change in the number of mesh noise.
The mesh generation should be based on physics considering the relation between the mesh size and the physical quantities in order to reduce the meshing noise. Here, the mesh dependency of the inversion carrier density N*v [lo] and the surface roughness mobility [I 11 are discussed, which are very important for MOSFET simulation.
The mesh dependency of N*v was investigated by Tanimoto and Shigyo [lo] . Fig. 8 Voronoi mesh underestimated it. These can be explained usiig Fig. 9 . Delaunay mesh overestimated the number of carriers in the control volume at the surface, hence Ninv. Thus, this model overestimated with a decrease in the grid size, since the mobiity at the next grid to the surface was considered to be bulk one, Shin et al. 1131 proposed the method, which solved this problem. Their method provided a linkage between the local and efSective mobility. Their method is mathematically correct, but it requires a tine mesh. The importance of the interconnect RC delay is becoming larger with the advance in VLSI. Fig. 13 shows the interconnect structure used for the analysis. Periodic lies [14] were used. In the analysis, the vertical scaling for the interconnect height H and An interconnect design guideline to reduce C andlor RC delay variations is as follows.
In the case of short interconnects, &C is crucial for the circuit delay, so that the fiinging ratio F (= CF/CP where CF = C -CP) should be large to reduce the C variation. On the contrary, F should be small for long interconnects to reduce the RC variation.
In Fig. 15 
Conclusion
The robust designs of process, device and circuit are crucial for realize VLSI, since process fluctuations influence upon'device and circuit performance. The statistical simulation using TCAD is one of methods to solve this problem. An example of the generation of MOSFET worst-case circuit models using TCAD was demonstrated. An analysis of the variability of the interconnect reveled that there is a tradeofJ between ACIC and A(RC)/(RC) because of CF. TCAD based statistical analysis become increasingly importance. The meshing noise should be solved with physical considerations.
a negative correlation between the two.
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In the actual case, CF reduced ACIC, so -2 -that AFWR was noi canceled by ACIC. Fig.  16 shows each component of (1). The value of AFWR was constant so that the -PdcLba -TIH -0. 6 -A R R
